Effect of jitter on the settling time of mesochronous clock retiming circuits

Type

Authors

Kadayinti N.; Budkuley A.J.; Baghini M.S.; Sharma D.K.

Source title

Analog Integrated Circuits and Signal Processing

DOI

10.1007/s10470-018-1344-9

Publication Year